Searched refs:MISCREG_ICV_EOIR1_EL1 (Results 1 - 2 of 2) sorted by relevance

/gem5/src/arch/arm/
H A Dmiscregs.hh784 MISCREG_ICV_EOIR1_EL1, enumerator in enum:ArmISA::MiscRegIndex
/gem5/src/dev/arm/
H A Dgic_v3_cpu_interface.cc862 return setMiscReg(MISCREG_ICV_EOIR1_EL1, val);
898 case MISCREG_ICV_EOIR1_EL1: {

Completed in 20 milliseconds