/gem5/src/arch/riscv/insts/ |
H A D | static_inst.cc | 42 RiscvMicroInst::advancePC(PCState &pcState) const 45 pcState.uEnd(); 47 pcState.uAdvance();
|
/gem5/src/kern/ |
H A D | system_events.cc | 46 TheISA::PCState oldPC M5_VAR_USED = tc->pcState(); 51 oldPC, tc->pcState());
|
/gem5/src/sim/ |
H A D | faults.cc | 46 DPRINTF(Fault, "Fault %s at PC: %s\n", name(), tc->pcState()); 48 panic("fault (%s) detected @ PC %s", name(), tc->pcState()); 59 tc->pcState(tc->pcState()); 64 tc->pcState(tc->pcState());
|
/gem5/src/arch/riscv/ |
H A D | faults.cc | 50 panic("Fault %s encountered at pc 0x%016llx.", name(), tc->pcState().pc()); 56 PCState pcState = tc->pcState(); local 133 pcState.set(addr); 136 advancePC(pcState, inst); 138 tc->pcState(pcState); 152 tc->pcState(pc); 159 tc->pcState().pc()); 166 tc->pcState() [all...] |
H A D | remote_gdb.cc | 169 r.pc = context->pcState().pc(); 178 context->pcState(r.pc);
|
H A D | utility.hh | 133 dest->pcState(src->pcState());
|
H A D | faults.hh | 215 const PCState pcState; member in class:RiscvISA::BreakpointFault 219 : RiscvFault("Breakpoint", false, BREAKPOINT), pcState(pc) 222 RegVal trap_value() const override { return pcState.pc(); }
|
/gem5/src/arch/power/ |
H A D | utility.cc | 59 dest->pcState(src->pcState());
|
H A D | remote_gdb.cc | 189 r.pc = htobe((uint32_t)context->pcState().pc()); 208 context->pcState(betoh(r.pc));
|
/gem5/src/arch/alpha/ |
H A D | utility.cc | 82 dest->pcState(src->pcState()); 103 PCState newPC = tc->pcState(); 105 tc->pcState(newPC);
|
/gem5/src/cpu/checker/ |
H A D | cpu_impl.hh | 82 TheISA::PCState pcState = thread->pcState(); local 83 TheISA::advancePC(pcState, curStaticInst); 84 thread->pcState(pcState); 85 DPRINTF(Checker, "Advancing PC to %s.\n", thread->pcState()); 96 thread->pcState(), instList.size()); 140 completed_inst->seqNum, completed_inst->pcState()); 151 completed_inst->seqNum, completed_inst->pcState()); 166 completed_inst->seqNum, completed_inst->pcState()); 295 TheISA::PCState pcState = thread->pcState(); local [all...] |
/gem5/src/arch/power/insts/ |
H A D | static_inst.hh | 68 advancePC(PowerISA::PCState &pcState) const override 70 pcState.advance();
|
/gem5/src/arch/x86/insts/ |
H A D | microop.hh | 127 advancePC(PCState &pcState) const 130 pcState.uEnd(); 132 pcState.uAdvance();
|
/gem5/src/arch/sparc/insts/ |
H A D | micro.hh | 103 advancePC(SparcISA::PCState &pcState) const override 106 pcState.uEnd(); 108 pcState.uAdvance();
|
/gem5/src/arch/x86/ |
H A D | faults.cc | 62 PCState pcState = tc->pcState(); local 63 Addr pc = pcState.pc(); 92 pcState.upc(romMicroPC(entry)); 93 pcState.nupc(romMicroPC(entry) + 1); 94 tc->pcState(pcState); 117 PCState pc = tc->pcState(); 171 modeStr, addr, tc->pcState().pc(), 172 inst->disassemble(tc->pcState() [all...] |
/gem5/src/cpu/simple/ |
H A D | base.cc | 508 TheISA::PCState pcState = thread->pcState(); local 510 if (isRomMicroPC(pcState.microPC())) { 512 curStaticInst = microcodeRom.fetchMicroop(pcState.microPC(), 522 Addr fetchPC = (pcState.instAddr() & PCMask) + t_info.fetchOffset; 524 decoder->moreBytes(pcState, fetchPC, inst); 530 instPtr = decoder->decode(pcState); 533 thread->pcState(pcState); 544 curMacroStaticInst->fetchMicroop(pcState 687 TheISA::PCState pcState = thread->pcState(); local [all...] |
/gem5/src/cpu/ |
H A D | static_inst.cc | 55 advancePC(TheISA::PCState &pcState) const override 57 pcState.advance();
|
H A D | thread_context.cc | 117 if (!(one->pcState() == two->pcState())) 201 tc.pcState().serialize(cp); 242 PCState pcState; local 243 pcState.unserialize(cp); 244 tc.pcState(pcState);
|
/gem5/src/arch/sparc/ |
H A D | remote_gdb.cc | 179 PCState pc = context->pcState(); 195 PCState pc = context->pcState(); 219 context->pcState(pc); 235 context->pcState(pc);
|
/gem5/src/arch/mips/ |
H A D | utility.cc | 260 dest->pcState(src->pcState()); 271 PCState newPC = tc->pcState(); 273 tc->pcState(newPC);
|
H A D | remote_gdb.cc | 182 r.pc = context->pcState().pc(); 199 context->pcState(r.pc);
|
H A D | faults.cc | 120 PCState pc = tc->pcState(); 140 tc->pcState(vect(tc)); 153 tc->pcState(handler);
|
/gem5/src/cpu/o3/ |
H A D | mem_dep_unit_impl.hh | 223 "%s [sn:%lli].\n", inst->pcState(), inst->seqNum); 236 inst->pcState(), producing_store); 257 inst->pcState(), inst->seqNum); 293 inst->pcState(), inst->seqNum); 317 barr_inst->pcState(),barr_sn); 347 inst->pcState(), inst->seqNum); 370 inst->pcState(), inst->seqNum); 397 temp_inst->pcState(), temp_inst->seqNum); 410 inst->pcState(), inst->seqNum); 437 DPRINTF(MemDepUnit, "barrier completed: %s SN:%lli\n", inst->pcState(), [all...] |
/gem5/src/arch/arm/ |
H A D | remote_gdb.cc | 209 r.pc = context->pcState().pc(); 231 auto pc_state = context->pcState(); 233 context->pcState(pc_state); 273 r.gpr[15] = context->pcState().pc(); 303 auto pc_state = context->pcState(); 305 context->pcState(pc_state);
|
/gem5/src/arch/arm/insts/ |
H A D | static_inst.hh | 194 advancePC(PCState &pcState) const override 196 pcState.advance(); 301 return xc->pcState().instPC(); 307 PCState pc = xc->pcState(); 309 xc->pcState(pc); 349 PCState pc = xc->pcState(); 351 xc->pcState(pc); 359 PCState pc = xc->pcState(); 361 xc->pcState(pc);
|