Searched hist:8610 (Results 1 - 7 of 7) sorted by relevance
| /gem5/src/arch/x86/isa/insts/general_purpose/arithmetic/ | ||
| H A D | add_and_subtract.py | 8610:9bdd52a2214c Thu Nov 03 23:52:00 EDT 2011 Nilay Vaish<nilay@cs.wisc.edu> x86: Add microop for fence This patch adds a new microop for memory barrier. The microop itself does nothing, but since it is marked as a memory barrier, the O3 CPU should flush all the pending loads and stores before the fence to the memory system. |
| H A D | increment_and_decrement.py | 8610:9bdd52a2214c Thu Nov 03 23:52:00 EDT 2011 Nilay Vaish<nilay@cs.wisc.edu> x86: Add microop for fence This patch adds a new microop for memory barrier. The microop itself does nothing, but since it is marked as a memory barrier, the O3 CPU should flush all the pending loads and stores before the fence to the memory system. |
| /gem5/src/arch/x86/isa/insts/general_purpose/data_transfer/ | ||
| H A D | xchg.py | 8610:9bdd52a2214c Thu Nov 03 23:52:00 EDT 2011 Nilay Vaish<nilay@cs.wisc.edu> x86: Add microop for fence This patch adds a new microop for memory barrier. The microop itself does nothing, but since it is marked as a memory barrier, the O3 CPU should flush all the pending loads and stores before the fence to the memory system. |
| /gem5/src/arch/x86/isa/insts/general_purpose/ | ||
| H A D | logical.py | 8610:9bdd52a2214c Thu Nov 03 23:52:00 EDT 2011 Nilay Vaish<nilay@cs.wisc.edu> x86: Add microop for fence This patch adds a new microop for memory barrier. The microop itself does nothing, but since it is marked as a memory barrier, the O3 CPU should flush all the pending loads and stores before the fence to the memory system. |
| H A D | semaphores.py | 8610:9bdd52a2214c Thu Nov 03 23:52:00 EDT 2011 Nilay Vaish<nilay@cs.wisc.edu> x86: Add microop for fence This patch adds a new microop for memory barrier. The microop itself does nothing, but since it is marked as a memory barrier, the O3 CPU should flush all the pending loads and stores before the fence to the memory system. |
| /gem5/src/arch/x86/isa/insts/general_purpose/compare_and_test/ | ||
| H A D | bit_test.py | 8610:9bdd52a2214c Thu Nov 03 23:52:00 EDT 2011 Nilay Vaish<nilay@cs.wisc.edu> x86: Add microop for fence This patch adds a new microop for memory barrier. The microop itself does nothing, but since it is marked as a memory barrier, the O3 CPU should flush all the pending loads and stores before the fence to the memory system. |
| /gem5/src/arch/x86/isa/microops/ | ||
| H A D | specop.isa | 8610:9bdd52a2214c Thu Nov 03 23:52:00 EDT 2011 Nilay Vaish<nilay@cs.wisc.edu> x86: Add microop for fence This patch adds a new microop for memory barrier. The microop itself does nothing, but since it is marked as a memory barrier, the O3 CPU should flush all the pending loads and stores before the fence to the memory system. |
Completed in 25 milliseconds