Searched hist:12587 (Results 1 - 1 of 1) sorted by relevance
| /gem5/src/arch/x86/isa/insts/system/ | ||
| H A D | msrs.py | 12587:e7ce22ce119f Mon Mar 12 20:46:00 EDT 2018 Gabe Black <gabeblack@google.com> x86: Simplify the implementations of RDTSC and RDTSCP slightly. These instructions originally read the TSC into t1 and then unpacked it into eax and edx using a move, a right shift, and then another move. We can combine the second shift and move. The shift will move the upper 32 bits into the lower 32 bits, and clear the upper 32 bits to zero. This has the same effect as moving the lower 32 bits post-shift into another register, since the upper 32 bits will be cleared to zero based on x86 partial register access semantics. Change-Id: Iba85e501c7e84147ad0047f5c555e61bdf8f032b Reviewed-on: https://gem5-review.googlesource.com/9044 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Gabe Black <gabeblack@google.com> |
Completed in 7 milliseconds