Searched defs:CSR_MSTATUS (Results 1 - 2 of 2) sorted by relevance

/gem5/src/arch/riscv/
H A Dregisters.hh329 CSR_MSTATUS = 0x300, enumerator in enum:RiscvISA::CSRIndex
/gem5/tests/test-progs/asmtest/src/riscv/env/
H A Dencoding.h796 #define CSR_MSTATUS 0x300 macro

Completed in 22 milliseconds