Searched defs:CSR_MIDELEG (Results 1 - 2 of 2) sorted by relevance
| /gem5/src/arch/riscv/ | ||
| H A D | registers.hh | 332 CSR_MIDELEG = 0x303, enumerator in enum:RiscvISA::CSRIndex |
| /gem5/tests/test-progs/asmtest/src/riscv/env/ | ||
| H A D | encoding.h | 799 #define CSR_MIDELEG 0x303 macro |
Completed in 18 milliseconds