Searched defs:CSR_MHPMEVENT30 (Results 1 - 2 of 2) sorted by relevance
/gem5/src/arch/riscv/ | ||
H A D | registers.hh | 420 CSR_MHPMEVENT30 = 0x33E, enumerator in enum:RiscvISA::CSRIndex |
/gem5/tests/test-progs/asmtest/src/riscv/env/ | ||
H A D | encoding.h | 893 #define CSR_MHPMEVENT30 0x33e macro |
Completed in 18 milliseconds