Searched defs:CSR_MHPMEVENT18 (Results 1 - 2 of 2) sorted by relevance
| /gem5/src/arch/riscv/ | ||
| H A D | registers.hh | 408 CSR_MHPMEVENT18 = 0x332, enumerator in enum:RiscvISA::CSRIndex |
| /gem5/tests/test-progs/asmtest/src/riscv/env/ | ||
| H A D | encoding.h | 881 #define CSR_MHPMEVENT18 0x332 macro |
Completed in 19 milliseconds