Searched defs:CSR_MHPMEVENT15 (Results 1 - 2 of 2) sorted by relevance
| /gem5/src/arch/riscv/ | ||
| H A D | registers.hh | 405 CSR_MHPMEVENT15 = 0x32F, enumerator in enum:RiscvISA::CSRIndex |
| /gem5/tests/test-progs/asmtest/src/riscv/env/ | ||
| H A D | encoding.h | 878 #define CSR_MHPMEVENT15 0x32f macro |
Completed in 19 milliseconds