Searched defs:CSR_MHPMEVENT11 (Results 1 - 2 of 2) sorted by relevance
| /gem5/src/arch/riscv/ | ||
| H A D | registers.hh | 401 CSR_MHPMEVENT11 = 0x32B, enumerator in enum:RiscvISA::CSRIndex |
| /gem5/tests/test-progs/asmtest/src/riscv/env/ | ||
| H A D | encoding.h | 874 #define CSR_MHPMEVENT11 0x32b macro |
Completed in 18 milliseconds