Searched defs:CSR_DPC (Results 1 - 2 of 2) sorted by relevance
/gem5/src/arch/riscv/ | ||
H A D | registers.hh | 428 CSR_DPC = 0x7B1, enumerator in enum:RiscvISA::CSRIndex |
/gem5/tests/test-progs/asmtest/src/riscv/env/ | ||
H A D | encoding.h | 833 #define CSR_DPC 0x7b1 macro |
Completed in 18 milliseconds